Search results

Catalogs a diverse array of Software Defined Radio (SDR) projects and realizations, systematically classified by their sampling methodologies and underlying hardware architectures. The resource delineates projects into categories such as those utilizing soundcard sampling of traditional transceiver audio outputs (Type Ia), mono soundcard sampling of intermediate frequencies (Type R1x-x-xx), stereo soundcard sampling of I/Q IFs (Type Q1x-x-xx), dedicated stereo audio ADC sampling of I/Q IFs (Type Q2x-x-xx), direct antenna RF signal sampling with off-the-shelf acquisition boards (Type R3x-x-xx), dedicated RF ADC sampling of analog IFs (Type R2x-x-xx), dedicated RF ADC sampling of direct antenna RF signals with ASIC-based processing (Type R4x-A-xx), FPGA-based processing (Type R4x-F-xx), and specialized IF chipsets combining ADC and DDC functions (Type Dxx-S-xx). Each entry provides a brief description, often including pricing, availability of source code, and specific hardware components like ADCs, DACs, DDS, and FPGAs. The compilation presents various practical applications, from PSK31 and Packet radio implementations to adaptations of the DRM standard for amateur radio bandwidths, such as Hamdream and WinDRM. It features specific hardware designs like the SoftRock-40 for the 40-meter band, the Firefly SDR for 30m and 40m, and more complex systems like the Quicksilver QS1R, which employs a 16-bit 130 Msamples/s ADC and an Altera Cyclone III FPGA. The resource also lists sample processing software, RF front-end designs, and academic/commercial SDR initiatives, offering insights into different approaches for I/Q conversion and digital signal processing in SDR systems.

This resource details the construction of a versatile CW/QRSS beacon, designed around a Microchip _PIC16F84_ microcontroller. The project provides a flexible platform for transmitting either standard CW or very slow QRSS signals, making it suitable for LF, VHF, UHF, and SHF applications. It supports two distinct messages, each configurable for speed (from 0 to **127** WPM for CW, or up to **127** seconds per dot for QRSS) and repetition within a six-phase sequence. The core functionality relies on the PIC's EEPROM, which stores all operational parameters, including message content, transmission speeds, phase configurations, and relay control settings. This design allows for parameter modification directly via programming software like _ICProg_ without altering the main program code. The project includes a detailed schematic, a component list, and an explanation of the EEPROM memory mapping for messages, speeds, phase settings, and inter-phase delays. General-purpose outputs (OUT1, OUT2, OUT3) provide dry relay contacts for external control, enabling functions such as power switching, antenna selection, or frequency changes. A 'TRIGGER' input facilitates controlled starts or continuous free-run operation. Sample EEPROM configurations illustrate how to program specific beacon sequences, including message content and relay states.

Demonstrates how to construct an automatic band decoder, moving beyond manual selector switches for antenna and filter control. It addresses the challenge of varying band data outputs from different transceivers: Icom rigs provide voltage values, Yaesu rigs use Binary Coded Decimal (BCD), and Kenwood rigs lack direct band data output. The resource highlights a clever solution utilizing logging software like _CT (K1EA)_ and _DX4WIN_ to emulate Yaesu's BCD output via a PC's printer port, making the decoder compatible with any rig. The author details experiences building decoders based on designs by Bob _K6XX_ and Guy _ON4AOI_, noting K6XX's simple TTL chip design and ON4AOI's more comprehensive, opto-isolated unit capable of controlling ten outputs and bandpass filters like the _Dunestar_. It also references a _W9XT_ board design, which Steve Wilson, G3VMW, modified with BD140 transistors for source drivers, emphasizing safety. The author successfully cased an ON4AOI-based decoder in an old modem case, connecting it to an FT1000MP or a PC printer port to drive remote relays and a Dunestar Band Pass Filter.

Loop Antenna Basics and Regulatory Compliance for Short-Range Radio

The Kenwood TS-870S HF transceiver features two state-of-the-art 24-bit 20 MIPS DSP chips, providing over 100dB out-of-passband attenuation and CW bandwidth adjustable to 50 Hz. It operates across 160-10 meters with 100 watts output, incorporating digital filtering, a beat canceller, and 100 memory channels. The radio also includes a transmit equalizer, RX antenna input, and a K1 Logic Keyer, enhancing signal processing and operational flexibility for amateur radio operators. Advanced capabilities include IF stage DSP, dual noise reduction, and an auto notch filter, all contributing to superior signal reception and clarity. The TS-870S offers a variable AGC, voice equalizer, and an RS-232C port for computer control, with Windows™ software supplied. Its built-in automatic antenna tuner functions on all bands for both transmit and receive modes, streamlining station setup and operation. Available accessories such as the DRU-3A digital recording unit, SO-2 high stability crystal oscillator, and VS-2 voice synthesizer option further extend the transceiver's utility. The unit requires 13.8 VDC at 20.5 Amps and is supplied with an MC-43S hand microphone, making it a comprehensive station component.

Developing operational amateur radio equipment for the 134 GHz band presents significant technical challenges, particularly in frequency generation and stability. This resource details the construction of a 134 GHz system, outlining its architecture with separate transmit (Tx) and receive (Rx) modules, each employing a local oscillator (LO) and RF head units. The system utilizes a dual Flann 50 GHz lens-type horn antenna configuration for optimal signal coupling. The transmit path incorporates an LMX2541 synthesizer chip operating at approximately 2.8 GHz, referenced by a 10 MHz double-oven Morion OCXO for exceptional stability. This signal is multiplied through a series of stages (X4, then X2) to generate a 22.4 GHz signal, which subsequently drives a dual series diode multiplier to produce the final X6 signal for 134 GHz operation. The receive side features an anti-parallel diode mixer coupled to a 144 MHz transceiver via a preamplifier, ensuring effective downconversion. Operational mode is CW, achieved by keying a multiplier stage. The project includes images of the Tx and Rx head units and describes a successful 3.5 km test with G8ACE, demonstrating stable signal tones due to PLLs locked to OCXOs at both ends, confirming the system's robust performance.

Delta Electronics Manufacturing, a global manufacturer, specializes in _RF connectors_, adapters, and cable assemblies, providing custom interconnect solutions with superior performance. Their Advanced Vertically Integrated (AVI) global facilities emphasize efficiency, quality, flexibility, and cost control across their product lines. The company serves diverse industries, including broadcast and audio, test and measurement, military, aerospace, and public safety communications. For instance, Delta supplies RF interfaces for military aircraft, satellite launch vehicles, and missiles, maintaining a long-standing QPL supplier status. Their field-tested RF interconnects are also crucial for two-way radios, base station equipment, and antenna systems in public safety applications, ensuring reliable performance in critical communication infrastructure. Delta's solutions extend to commercial aircraft and semiconductor manufacturing, where their RF interconnects power etch equipment, deposition equipment, and chip testing systems worldwide.