Search results

Catalogs a diverse array of Software Defined Radio (SDR) projects and realizations, systematically classified by their sampling methodologies and underlying hardware architectures. The resource delineates projects into categories such as those utilizing soundcard sampling of traditional transceiver audio outputs (Type Ia), mono soundcard sampling of intermediate frequencies (Type R1x-x-xx), stereo soundcard sampling of I/Q IFs (Type Q1x-x-xx), dedicated stereo audio ADC sampling of I/Q IFs (Type Q2x-x-xx), direct antenna RF signal sampling with off-the-shelf acquisition boards (Type R3x-x-xx), dedicated RF ADC sampling of analog IFs (Type R2x-x-xx), dedicated RF ADC sampling of direct antenna RF signals with ASIC-based processing (Type R4x-A-xx), FPGA-based processing (Type R4x-F-xx), and specialized IF chipsets combining ADC and DDC functions (Type Dxx-S-xx). Each entry provides a brief description, often including pricing, availability of source code, and specific hardware components like ADCs, DACs, DDS, and FPGAs. The compilation presents various practical applications, from PSK31 and Packet radio implementations to adaptations of the DRM standard for amateur radio bandwidths, such as Hamdream and WinDRM. It features specific hardware designs like the SoftRock-40 for the 40-meter band, the Firefly SDR for 30m and 40m, and more complex systems like the Quicksilver QS1R, which employs a 16-bit 130 Msamples/s ADC and an Altera Cyclone III FPGA. The resource also lists sample processing software, RF front-end designs, and academic/commercial SDR initiatives, offering insights into different approaches for I/Q conversion and digital signal processing in SDR systems.